HPMicro HPM6800 600 MHz RISC-V MCU comes with a Vivante 2.5D GPU with OpenVG support

HPM6800 EVK

HPMicro HPM6800 is a family of high-end RISC-V microcontrollers clocked up to 600 MHz integrating a VeriSilicon Vivante 2.5D GPU with support for the OpenVG 1.1 vector graphics API, and peripherals making it suitable for digital dashboard displays and human-machine interfaces (HMI). The family is comprised of three parts: the HPM6830 without video support, the HPM6850 with 2D graphics and video input/outputs, and the HPM6880 adding support for the 2.5D OpenVG GPU from VeriSilicon.  All variants come with 1064KB SRAM, support for external DDR2/DDR3/DDR3 memory, NOR, PSRAM and eMMC flash, audio interfaces, and a range of peripherals with eight CAN FD interfaces, gigabit Ethernet, USB high-speed, and many more. HPMicro HPM6800 specifications: CPU – Single core 32-bit RISC-V (RV32-IMAFDCP) processor @ 600MHz with 32KB I/D Cache (3390 CoreMark) Memory 1064 KB SRAM with 256KB ILM + 256KB DLM in the RISC-V core, 512KB AXI SRAM, 32KB AHB SRAM, and 8KB […]

Scaleway launches hosted RISC-V servers for 15.99 Euros per month

Scaleaway Elastic Metal RISC-V servers

French company Scaleway has just launched the “Elastic Metal RV1” bare metal servers which it claims to be the world’s first RISC-V servers available in the cloud with pricing at 0.042 Euros per hour, or 15.99 Euros a month excluding VAT. Scaleway launched some Arm servers based on Marvell Armada 370/XP quad-core Cortex A9 processor in 2015 before phasing those out a few years ago, and they are now just offering AMD and Intel-based servers and hosted Apple Mac computers based on the M1 Arm chip. But the company has decided to try something new again with the EM-RV1 servers based on Alibaba T-Head TH1520 quad-core RISC-V processor, 16GB RAM, and 128GB eMMC flash and running Debian, Ubuntu, or Alpine. EM-RV1-C4M16S128-A instance key features and specifications: SoC – Alibaba T-Head TH1520 CPU – Quad-core RISC-V Xuantie C910 (RV64GCV) processor @ 1.85 GHz GPU – Imagination BXM-4-64 with support for OpenCL […]

Embedded Open Source Summit 2024 schedule – Embedded Linux, Zephyr OS, and Real-time Linux

Embedded Open Source Summit 2024

The Embedded Open Source Summit 2024 (EOSS 2024) will take place on April 16-18 and the Linux Foundation has already announced the schedule with conference sessions, lightning talks, and birds of a feather (BoF) sessions covering embedded Linux, Zephyr OS, and real-time (RT) Linux. While I won’t be attending in person, I still find it interesting to check out the schedule as we may learn more about the current status of embedded Linux. So I’ve created my own little virtual schedule out of the available talks. Tuesday, April 16 – Day 1, Embedded Open Source Summit 2024 9:05 – 9:45 – No, It’s (Still) Never Too Late to Upstream Your Legacy Linux-Based Platforms by Neil Armstrong, Linaro Nearly 7 years ago, Neil already spoke about this subject in Berlin, and it’s still very true. Do you maintain or used to maintain a Linux-based board or SoC off-tree? Then there are […]

Microchip announces the PolarFire SoC Discovery Kit, a low-cost devkit for Linux and real-time applications

Microchip PolarFire SoC Discovery Kit

The SoC Discovery Kit is the latest addition to Microchip’s list of development kits for the PolarFire series. The series is the first SoC FPGA family powered by a deterministic, coherent RISC-V CPU cluster. They provide low power consumption, thermal efficiency, and defense-grade security for smart, networked systems. They also support a deterministic L2 memory system for Linux and real-time applications. Microchip launched the Icicle Kit for the PolarFire SoC in 2020 and it was followed by the Video and Imaging Kit which was intended for mid-bandwidth imaging and video applications. Now, Microchip has announced the Discovery Kit which is billed as a low-cost alternative to the Icicle. The Discovery Kit retains the full range of features needed for testing concepts quickly, developing firmware applications, and programming/debugging user code. According to Microchip, the kit will bring “a low-cost RISC-V and FPGA development for learning and rapid innovation” to new and […]

Duo 256M is a compact SBC based on SG2002 multi-architecture SoC

Duo 256M SBC

Duo 256M is a small board powered by SOPHGO SG2002 multi-architecture Arm/RISC-V/8051 SoC with 256MB of on-chip RAM and a 1 TOPS NPU, a microSD card for storage, a camera connector, a USB-C port for power and programming, and two headers for GPIO expansion. We covered the SOPHGO SG2002 (and SG2000)  Arm+RISC-V+8051 AI SoC earlier this month saying a couple of boards were expected very soon. We’ve already covered Sipeed LicheeRV Nano with optional Ethernet or WiFi 6, and now we’ll look at the Duo 256M designed by Milk-V Technology in more detail since it’s available now. Duo 256M specifications: SoC – SOPHGO SG2002 Main core – 1GHz 64-bit RISC-V C906 or Arm Cortex-A53 core (selectable) Minor core – 700MHz 64-bit RISC-V C906 core Low-power core – 25 to 300MHz 8051 MCU core NPU – 1 TOPS INT8, supports BF16 Integrated 256MB DDR3 (SiP) Storage MicroSD card slot 32Gbit NAND […]

LicheeRV Nano – A low-cost SG2002 RISC-V and Arm camera and display board with optional WiFi 6 and/or Ethernet

SG2002 camera development board

When I wrote about the SOPHGO SG2002 (and SG2000) RISC-V, Arm, and 8051 AIoT processor yesterday, I noted several boards were in development, but I had not noticed the Sipeed LicheeRV Nano (Beta) was already available for sale, so let’s have a closer look. It’s an inexpensive, tiny camera and display board running Linux with optional support for WiFi 6 and 10/100M Ethernet connectivity which somewhat reminds me of the Breadbee SBC based on MStar MSC313E Camera SoC. Sipeed also provides accessories such as a camera module and a touchscreen display to quickly get started. LicheeRV Nano specifications: SoC – SOPHGO SG2002 Main core – 1GHz 64-bit RISC-V C906 or Arm Cortex-A53 core (selectable) Minor core – 700MHz 64-bit RISC-V C906 core Low-power core – 25 to 300MHz 8051 MCU core NPU – 1 TOPS INT8, supports BF16 Integrated 256MB DDR3 (SiP) Storage – MicroSD card slot and SD NAND […]

SOPHGO SG2000/SG2002 AI SoC features RISC-V, Arm, and 8051 cores, supports Android, Linux, and FreeRTOS

SOPHGO SG2000 SG2002 block diagram

SOPHGO SG2000 and SG2002 are new SoCs featuring a bunch of RISC-V and Arm cores capable of running Linux, Android, and FreeRTOS simultaneously, and to maximize the fun an 8051 MCU core is also in the mix along with a 0.5 TOPS (SG2000) or 1 TOPS (SG2002) AI accelerator. More specifically we have one 1GHz C906 64-bit core capable of running Linux, one 1GHz Arm Cortex-A53 for Linux or Android, another 700 MHz C906 RISC-V core for FreeRTOS, and a 300 MHz 8051-core for real-time I/Os, as well as 256MB or 512MB SiP DRAM. The chip is designed for AIoT applications such as Smart IP cameras, facial recognition, and smart home devices. SOPHGO SG2000/SG2002 specifications: CPU cores 1x C906 64-bit RISC-V core @ 1GHz 1x C906 64-bit RISC-V core @ 700MHz 1x Arm Cortex-A53 core @ 1GHz MCU – 8051 8-bit microcontroller core @ 25 to 300 MHz with 6KB […]

Lichee Console 4A RISC-V devkit testing – Part 2: benchmarks and features in Debian 12

Sipeed Lichee Console 4A RISC-V devkit review

When checking out the hardware of the Lichee Console 4A portable RISC-V development terminal in the first part of the review, I noted that I had some troubles with the display that did not work properly. I did a little massage to “fix” the display, but unsurprisingly it ended up not being a long-term solution. So I had to open a case a few times and ended up breaking the wires to the fan… Each time I reassembled the device, the display only worked for a few seconds or minutes if at all. So I decided to test the system by keeping it open, as the display is working reliably that way. So I won’t be able to do a proper review testing the device on the go, but I still tested all features and benchmarked the T-Head TH1520 mini laptop with Debian 12, and will report my findings in […]

Exit mobile version
EmbeddedTS embedded systems design