$49 Dashbot Car Dashboard Assistant is Powered by C.H.I.P Pro Allwinner GR8 Module (Crowdfunding)

Most companies specializing in development boards may sell a few accessories for their boards, but usually leave product design to their customers. Next Thing Co. does that too, but the company also produces some products like PocketCHIP portable Linux computer & retro game console, and more recently Dashbot, a voice controller assistant for your car’s dashboard powered by CHIP Pro module. Dashbot hardware specifications: CPU Module – CHIP Pro with Allwinner GR8 ARM Cortex A8 processor @ 1.0 GHz, 512MB NAND flash, 256 DDR3 RAM, 802.11 b/g/n WiFi, Bluetooth 4.2 External Storage – micro SD slot Display – Red LED display Audio – 32-bit audio DSP for beamforming & noise suppression; fairfield audio pre-processor with 24-bit ADC; high fidelity MEMS microphone array (106 dB dynamic range) USB – 1x USB host port Power Supply – 5V via USB port or 12V via power port (aka cigarette lighter) + backup LiFePo4 […]

Xiaomi Introduces Mi Box 3c and 3s TV Boxes with Artificial Intelligence Capabilities

Xiaomi has launched two new upgraded models based on their Mi Box 3 TV box powered by Amlogic S905-H processor, with Mi Box 3s with Amlogic S905X-H and 2GB RAM, and Mi Box 3c with Amlogic S905-H and 1 GB RAM. Beside the box hardware changes, the most significant updates are the replacement of MIUI TV interface by allegedly the first set-top box system with AI in the world, which the company calls Patch Wall, as well as Mi Touch IR remote control which include a touch ring in place of the usual arrow keys (3s only). Xiaomi Mi Box 3s specifications: SoC – Amlogic S905X-H quad core ARM Cortex A53 processor + Mali-450MP GPU System memory – 2GB RAM Storage – 8GB eMMC flash Video Output – HDMI2.0a port with HDR support + AV port Audio – Dolby and DTS support Connectivity – WiFi 802.11ac Dual band 2.4 / […]

Imagination Technologies Announces MIPS Warrior I-class I6500 Heterogeneous CPU with up to 384 Cores

Imagination has just unveiled the successor of MIPS I6400 64-Bit Warrior Core with MIPS Warrior I-class I6500 heterogeneous CPU supporting up to 64 cluster, with up to 6 cores each (384 cores max), themselves up to 4 thread (1536 max), combining with IOCU (IO coherence units), and external IP such as PowerVR GPU or other hardware accelerators. The main features of MIPS I6400 processor are listed as follows:   Heterogeneous Inside – In a single cluster, designers can optimize power consumption with the ability to configure each CPU with different combinations of threads, different cache sizes, different frequencies, and even different voltage levels. Heterogeneous Outside – The latest MIPS Coherence Manager with an AMBA ACE interface to popular ACE coherent fabric solutions such as those from Arteris and Netspeed lets designers mix on a chip configurations of processing clusters – including PowerVR GPUs or other accelerators – for high system […]

Nvidia Unveils Xavier Automotive & AI Octa-core SoC with 512-Core Volta GPU, 8K Video Decode & Encode

Nvidia has introduced the successor to their Parker SoC mostly targeting self-driving cars and artificial intelligence applications, with Xavier SoC featuring 8 custom ARMv8 cores, a 512-core Volta GPU, a VPU (Video Processing Unit) supporting 8K video decode and encode and HDR (High Dynamic Range), as well as a computer vision accelerator (CVA). The processor will deliver 20 TOPS (trillion operations per second) of performance, while consuming only 20 watts of power, and since it’s designed specifically for autonomous cars, it will comply with automotive safety standards such as ISO 26262 functional safety specification. Anandtech published a comparison table with Tegra X1 (Erista), Parker, and Xavier using currently available information. Xavier Parker Erista (Tegra X1) CPU 8x NVIDIA Custom ARM 2x NVIDIA Denver + 4x ARM Cortex-A57 4x ARM Cortex-A57 + 4x ARM Cortex-A53 GPU Volta, 512 CUDA Cores Pascal, 256 CUDA Cores Maxwell, 256 CUDA Cores Memory ? LPDDR4, […]

Exit mobile version
EmbeddedTS embedded systems design